Latest Breaking News On - Out chip - Page 1 : comparemela.com
Chiplets Enter The Supercomputer Race
semiengineering.com - get the latest breaking news, showbiz & celebrity photos, sport news & rumours, viral videos and top stories from semiengineering.com Daily Mail and Mail on Sunday newspapers.
Expanding Advanced Packaging Production In The U S
semiengineering.com - get the latest breaking news, showbiz & celebrity photos, sport news & rumours, viral videos and top stories from semiengineering.com Daily Mail and Mail on Sunday newspapers.
Siemens, ASE Introduce Enablement Technologies for Next-Gen High Density Advanced Package Designs
Siemens Digital Industries Software has announced that its collaboration with Advanced Semiconductor Engineering, Inc. (ASE) has generated two new enablement solutions engineered to help mutual customers create and evaluate multiple complex integrated circuit (IC) package assemblies and interconnect scenarios in an easy-to-use, data-robust graphical environment prior to and during physical design implementation.
The new high-density advanced packaging (HDAP) enablement solutions stem from ASE’s participation in the Siemens OSAT Alliance – a program designed to drive faster adoption of new HDAP technologies like 2.5D, 3D IC and Fan-Out wafer-level packaging (FOWLP) for next-generation IC designs. ASE is a leading provider of independent semiconductor assembling and test manufacturing services.
ASE has developed an assembly design kit (ADK) that helps customers using ASE’s Fan Out Chip on Substrate (FOCoS) and 2.5D Middle End of Line (MEOL) technologies to make use of the full Siemens HDAP design flow. ASE and Siemens have extended their partnership to include the future creation of a single design platform from FOWLP to 2.5D substrate design. All of these use the Xpedition Substrate Integrator software and Calibre 3DSTACK platform that Siemens acquired from Mentor Graphics.
“By adopting the Siemens Xpedition Substrate Integrator and Calibre 3DSTACK technologies, and through integration with the current ASE design flow, we can now leverage this mutually developed flow to significantly reduce 2.5D/3D IC and FOCoS package assembly planning and verification cycle times by about 30 to 50 percent in each design iteration,” said Dr. C.P. Hung, vice president, ASE Group. “Through the comprehensive design flow, we can now more quickly and easily co-design with our customer