The Public Key Crypto Engine is a versatile IP core for hardware offloading of all asymmetric cryptographic operations. It enables any SoC, ASIC and FPGA .
Industry Articles
Silex Insight and Andes Technology extend strategic partnership to deliver flexible and scalable Root-of-Trust security IP solution
April 13, 2021 Silex Insight, a leading provider for flexible security IP cores, and Andes Technology Corporation (TWSE: 6533), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores, announce their strategic partnership to bring flexible and scalable Root-of-Trust security IP solutions integrated with RISC-V core to the industry.
Silex Insight’s advanced eSecure IP module, including security boot, sensitive key material and asset protection, is a complete solution that enables security applications to shield confidential information from untrusted applications running on a main processor. In the previous partnership, Andes Technology provided a high-efficiency and low-power RISC-V CPU core tightly integrated in the eSecure IP module to fully and robustly control the execution of security functions. The
In association with
AMD’s EPYC processors have taken the capabilities of servers to a new level. The unprecedented core count, performance and features give servers based on this technology a huge range of applications and enormous flexibility. For example, the Gigabyte R282-Z96 is a dual-socket 2U rack mount server available in a wide variety of configurations to suit different workloads and use case scenarios.
Central to the R282-Z96 is the support for the latest generation of AMD EPYC 7003 series processors, codenamed “Milan”. The 7003 series builds on the already extensive capabilities of AMD EPYC 7001 “Naples” and 7002 “Rome”. Each 7003 series CPU can integrate up to 64 cores, meaning the dual-socket R282-Z96 server supports up to 128 cores and 256 threads in total, designed to enable compute-intensive workloads including HPC. The new 7003 series CPUs now include a 32MB Level 3 cache, accessible to all cores equally, with the goal of reducing memory latency and i