MIPS Rolls Out Its First RISC-V Processor Core – It's a Big 'Un – EEJournal

Even though the company had telegraphed its big move, MIPS’s adoption of the RISC-V ISA for its future processor cores hit me like a ton of bricks. MIPS is one of the heroes of the early RISC revolution, and the company has gone through a lot of ups and downs. Big ups. Big downs. Jim…

Related Keywords

United Kingdom ,Stanford University ,California ,United States ,Berkeley ,University Of California At Berkeley ,Palo Alto ,Stanford ,Leicestershire ,John Hennessy ,Steve Furber ,Jim Turley ,John Moussouris ,John Cocke ,Lynn Conway ,David Patterson ,Carver Mead ,Riscv International ,Sophie Wilson At Acorn Computers ,Sgi ,Motorola ,Digital Equipment Corporation ,Ibm ,Los Alamos National Laboratory ,California Institute Of Technology Caltech ,Professor John Hennessy At Stanford University ,Bell System ,Hennessy ,Imagination Technologies ,Xerox Palo Alto Research Center ,Professor Carver Mead ,California Institute ,Bell Labs ,Interlocked Pipelined Stages ,Professor John Hennessy ,Professor David Patterson ,Sophie Wilson ,Acorn Computers ,Skip Stritter ,Yorktown Heights ,Prime Computer ,Silicon Graphics ,Bridge Crossing ,Allied Security Trust ,Tallwood Venture Capital ,Wave Computing ,