Chip packaging is the next battleground for tech lead, CEO says

The stacking of chiplets into a multifunctional 3D chip is among the many ways using which silicon designers are improving their capabilities.

Related Keywords

Taiwan ,China ,Taipei ,T Ai Pei ,California ,United States ,Mark Liu ,Anirudh Devgan ,Us Department Of Commerceputting ,Nvidia ,Taiwan Semiconductor Manufacturing Co ,Nvidia Corp ,Cadence Design Systems Inc ,Cadence Design Systems ,Chief Executive Officer Anirudh Devgan ,Bloomberg News ,San Jose ,California Based Cadence ,Semicon Taiwan ,Science Act ,Us Department Of Commerce ,Chip ,Chip Packaging ,3d Chip ,