Cadence Accelerates Hyperscale SoC Design with Next-Generati

Highlights: • DSP-based, flexible-rate SerDes IP is optimized for PPA for next-generation cloud networking, AI/ML, and 5G wireless applications • New architecture delivers exceptional ELR performance and enables system robustness for lossy and reflective channels • The IP supports ELR, LR, MR and VSR applications and provides a flexible power-saving capability over different channels SAN…

Related Keywords

Dan Kochpatcharin , Sanjive Agarwala , Asics , Design Infrastructure Management Division , Nasdaq , Cadence Design Systems Inc , Ip Group At Cadence , Cadence Design Systems , Extended Long Reach , Medium Reach , Very Short Reach , Cadence Intelligent System Design ,