Synopsys Delivers Enhanced Memory Design Productivity to Nanya Technology
Nanya Selects Synopsys Custom Design Platform to Accelerate Design of Next-Generation Memories for Mobile, Automotive, Consumer and Industrial Markets
News provided by
Share this article
Highlights of this Announcement:
Nanya Technology replaces its incumbent custom design tools with Synopsys Custom Design Platform to streamline memory design flow and improve team productivity
Full flow, including Synopsys Custom Compiler design and PrimeSim Continuum solution, has been used by Nanya to complete multiple memory design tapeouts in Nanya s solely owned 1A, 1B and future technologies
Nanya joins a fast-growing community of semiconductor companies that have transitioned to Synopsys for custom IC design solutions
MOUNTAIN VIEW, Calif., May 5, 2021 /PRNewswire/
Highlights of this Announcement:
Nanya Technology replaces its incumbent custom design tools with Synopsys Custom Design Platform to streamline. | May 5, 2021
Synopsys Completes Acquisition of MorethanIP
News provided by
Share this article
MOUNTAIN VIEW, Calif., May 4, 2021 /PRNewswire/
Synopsys, Inc. (Nasdaq: SNPS) today announced it has completed its acquisition of MorethanIP, a provider of Ethernet Digital Controller IP supporting data rates from 10G to 800G. This acquisition expands Synopsys DesignWare® Ethernet Controller IP portfolio with the addition of MAC and PCS for 200G/400G and 800G Ethernet, providing customers with a complete low-latency, high-performance Ethernet IP solution for networking, AI, and cloud computing SoCs. The acquired MAC and PCS IP complements Synopsys existing 112G Ethernet PHY IP solution. The acquisition also adds a team of experienced R&D engineers with extensive domain knowledge who have led the development of the high-speed Ethernet specifications.
Arm Leverages Synopsys Fusion Compiler to Enable Best PPA for Latest Neoverse Platforms
Architecturally Targeted Optimizations Accelerate the Development of Arm Neoverse V1 and N2 Platforms; Deliver Best-In-Class Performance-Per-Watt
News provided by
Share this article
Highlights of this Announcement:
Synopsys Fusion Compiler RTL-to-GDSII solution s unique, single data model-based infrastructure coupled with a single-shell, hyper-converged optimization architecture unlocks optimal PPA potential for advanced Arm-based CPU cores
Tightly integrated synthesis within Fusion Compiler delivers full-flow correlated design exploration, helping designers quickly converge to their optimal SoC architecture
Unmatched design capacity and throughput, coupled to advanced hierarchical methodologies, accelerate big-core development time, hastening time-to-market
Synopsys Introduces PrimeLib Unified Library Characterization and Validation Solution for Accelerated Access to Advanced Process Nodes
Golden Signoff Accuracy Coupled with 10X Cloud-optimized Performance Speeds Turnaround Time and Reduces Hardware Costs
News provided by
Share this article
Highlights of this Announcement:
Integrated PrimeSim simulation technology, PrimeTime signoff STA validation and SmartScaling for multi-PVT yields high-quality libraries for faster design convergence
PrimeLib ML and advanced variation modeling technologies accelerate library characterization by 4X, reducing turnaround time from months to weeks
Optimized scaling technology delivers a faster cloud-ready solution utilizing hundreds of thousands of processor cores for advanced-node demands of applications such as 5G, AI, HPC, automotive and aerospace