February 23, 2021 // By Nick Flaherty
An ARM-based high performance computing (HPC) system-on-chip called Rhea being designed by SiPearl in France will be built in 6nm by TSMC
French chip designer SiPearl has teamed with Open-Silicon Research (OSR) in India to develop a 6nm ARM chip for embedded high performance computing (HPC) in 2.5D packaging.
The chip, called Rhea, will be based on 64 ARM cores with over 30bn transistors and will be built on TSMC’s 6nm process. This will use the Value Chain Aggregator (VCA) programme through OSR’s US parent company, OpenFive, which is the open IP subsidiary of RISC-V chip developer SiFive. SiPearl already has a license from ARM to use the Neoverse V1 core, codenamed Zeus, and will use this for Rhea.
India
France
French
Silicon-research
Open-silicon-research
Value-chain-aggregator
Bandwidth-memory
Philippe-notton
இந்தியா
பிரான்ஸ்
பிரஞ்சு