Rambus DDR4 Controller Core from Rambus is designed for use in applications requiring high memory throughput, high clock rates and full programmability. .
The Rambus High Bandwidth Memory (HBM2) Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full .
Northwest Logic Low Power Double Data Rate 4 (LPDDR4) Controller Core from Rambus is designed for use in applications requiring high memory throughput, .
Reorder Core The Reorder Core from Rambus reorders requests based on first on priority and second on throughput optimization.
Throughput optimization includes moving same bank/same row requests next to each other, same bank/ different row requests away from each other, moving reads next to reads and write next to writes.
The core can be used to optionally enforce data coherency by preventing any same row requests from passing over each other.
The core can also optionally disable intra-port (within a port) reordering. Disabling intra-port reordering ensures that the requests on each port are always executed in the same order. In this case only inter-port (between ports) reordering is allowed. The core can be used in a single port mode or a multi-port mode in conjunction with Northwest Logic Multi-Port Front- End Core.
DDR4 Controller Northwest Logic DDR4 Controller Core from Rambus is designed for use in applications requiring high memory throughput, high clock rates and full programmability.
The core accepts commands using a simple local interface and translates them to the command sequences required by DDR4 SDRAM devices. The core also performs all initialization, re-fresh and power-down functions.
The core uses bank management modules to monitor the status of each SDRAM bank. Banks are only opened or closed when necessary, minimizing access delays. Up to 32 banks can be managed at one time.
The core queues up multiple commands in the command queue. This enables optimal bandwidth utilization for both short transfers to highly random address locations as well as longer transfers to contiguous address space. The command queue is also used to opportunistically perform look-ahead activates, precharges and auto-precharges further improving overall throughput.