VeriSilicon's Hantro VC9800D enables up to 256 streams decoding with robustness, high throughput single-core solution, or multi-core solution, supporting .
The world-leading hardware IP provider, Chips&Media, pre-released the multi-standard HW IP named WAVE517, targeting 4K ultra-high-definition (UHD), which .
Chips&Media’s WAVE515 is one of the most advanced hardware video decoder IP core which supports the next generation HEVC(High-Efficiency Video Coding) .
Dual-Core HEVC, AV1 & H.264, AVS2, VP9 Combined Decoder The WAVE537 is a dual-core decoder IP, architected for decoding video to 8K60fps(900MHz) in HEVC/H.265, AVC/H.264, VP9, AVS2, AV1 standard formats in real-time with the most optimized size and stable decoding performance.
The WAVE537 is cost-effective as it is architected to pick out and reuse sharable blocks from various codec standards and apply them to the common blocks, in which the IP architecture becomes streamlined with minimum logics and memories fitting into small-sized SoCs
.
The IP provides maximum bandwidth efficiency and exceptionally low power consumption across all connected devices. With Chips&Media s proprietary buffer compression technology called CFrame, it saves about 50 percent bandwidth access to memory on average with lossless compression.