Posted July 19th, 2021 for Imperas
Imperas simulation technology and reference model available for free, including test suites for basic processor hardware verification and compliance testing.
Oxford, UK – July 19th, 2021 – Imperas Software Ltd ., the leader in RISC-V processor verification technology, announces the latest updates to
riscvOVPsimPlus with support for the near ratified P extension and architectural validation test suites. The P (or Packed SIMD/DSP) extension is a significant addition to the flexibility of the modular RISC-V ISA (Instruction Set Architecture); it supports real-time data processing applications as part of the main processor pipeline without the need for the associated inefficiencies of a co-processor. For processor hardware verification, a basic test suite helps ensure implementations have a basic software level compatibility to the new P extension as a reference to the developers’ interpretation of the written specification.
Imperas updates Free reference model riscvOVPsimPlus with new RISC-V P (SIMD/DSP) extension and Architectural Validation Test Suites
eejournal.com - get the latest breaking news, showbiz & celebrity photos, sport news & rumours, viral videos and top stories from eejournal.com Daily Mail and Mail on Sunday newspapers.
Taille du marché Semi-conducteur (silicium) Propriété intellectuelle 2021 par part, statistiques du secteur, analyse d impact Covid-19, évaluation des tendances mondiales, segmentation géographique, défis commerciaux et opportunités d investissement jusqu en 2024 – athleduweb be
athleduweb.be - get the latest breaking news, showbiz & celebrity photos, sport news & rumours, viral videos and top stories from athleduweb.be Daily Mail and Mail on Sunday newspapers.