Chiplet PHY simulator addresses the effects of forward clocking with single-ended signaling and higher bit error rate on die-to-die interconnect performance of chiplets Models and simulates UCIe-based compliance measures such as voltage transfer function Leverages Keysight EDA’s technology and history of success simulating complex physical layer standards such as SerDes and memory January 24, 2024…