The Digital Blocks DB-DMAC-MC2-CS-MM2S-S2MM Verilog RTL IP Core is a Multi-Channel Scatter-Gather DMA Controller that transfers data between AXI4 Memory .
AXI DMA / AHB DMA Controller IP Cores digitalblocks.com - get the latest breaking news, showbiz & celebrity photos, sport news & rumours, viral videos and top stories from digitalblocks.com Daily Mail and Mail on Sunday newspapers.