New Electronics - Cadence design flows achieve certification for TSMC's N4P and N3E processes

Cadence Design Systems has announced that TSMC has certified its digital and custom/analogue design flows for the latest TSMC N4P and N3E processes in support of the new Design Rule Manual (DRM) and FINFLEX technology.

Related Keywords

Dan Kochpatcharin ,Design Infrastructure Management Division ,Innovus Implementation System ,Quantus Extraction Solution ,Tempus Timing Signoff Solution ,Pegasus Verification System ,Liberate Characterization Solution ,Integrity Solution ,Voltus Fi Custom Power Integrity ,Cadence Genus Synthesis Solution ,Cadence Virtuoso Design Platform ,Virtuoso Schematic Editor ,Virtuoso Layout Suite ,Spectre Simulation Platform ,Spectrex Simulator ,Spectre Accelerated Parallel Simulator ,Xtensive Partitioning Simulator ,Virtuoso Design Platform ,